The ALD212904 precision enhancement mode N-Channel EPAD® MOSFET array is precision matched at the factory using ALD’s proven EPAD® CMOS technology. These dual monolithic devices are enhanced additions to the ALD110904 EPAD® MOSFET Family, with increased forward transconductance and output conductance, particularly at very low supply voltages.

Intended for low voltage, low power small signal applications, the ALD212904 features precision +0.40V threshold voltage, which enables circuit designs with input/output signals referenced to very low operating voltage ranges. With these devices, a circuit with multiple cascading stages can be built to operate at extremely low supply/bias voltage levels. For example, a nanopower input amplifier stage operating at less than 0.2V supply voltage has been successfully built with these devices.

ALD212904 EPAD MOSFETs feature exceptional matched pair electrical characteristics of Gate Threshold Voltage $V_{GS(th)}$ set precisely at +0.40V ±0.020V, $I_{DS} = +20\mu A @ V_{DS} = 0.10V$, with a typical offset voltage of only ±0.002V (2mV). Built on a single monolithic chip, they also exhibit excellent temperature tracking characteristics. These precision devices are versatile as design components for a broad range of analog small signal applications such as basic building blocks for current mirrors, matching circuits, current sources, differential amplifier input stages, transmission gates, and multiplexers. They also excel in limited operating voltage applications, such as very low level voltage-clamps and nano-power normally-on circuits.

In addition to precision matched-pair electrical characteristics, each individual EPAD MOSFET also exhibits well controlled manufacturing characteristics, enabling the user to depend on tight design limits from different production batches. These devices are built for minimum offset voltage and differential thermal re-ramping the user to depend on tight design limits from different production batches. With these devices, a circuit with multiple cascading stages can be built to operate at extremely low supply/bias voltage levels. For example, a nanopower input amplifier stage operating at less than 0.2V supply voltage has been successfully built with these devices.

The ALD212904 features high input impedance ($2.5 \times 10^{10}\Omega$) and high DC current gain (>108). A sample calculation of the DC current gain at a drain output current of 30mA and input current of 300pA at 25°C is $30mA/300pA = 100,000,000$, which translates into a dynamic operating current range of about eight orders of magnitude. A series of four graphs titled “Forward Transfer Characteristics”, with the 2nd and 3rd sub-titled “expanded (subthreshold)” and “further expanded (subthreshold)”, and the 4th sub-titled “low voltage”, illustrates the wide dynamic operating range of these devices.

Generally it is recommended that the $V+$ pin be connected to the most positive voltage and the $V-$ and IC (internally-connected) pins to the most negative voltage in the system. All other pins must have voltages within these voltage limits at all times. Standard ESD protection facilities and handling procedures for static sensitive devices are highly recommended when using these devices.

### ORDERING INFORMATION

<table>
<thead>
<tr>
<th>Package Type</th>
<th>8-Pin SOIC Package</th>
<th>8-Pin Plastic Dip Package</th>
</tr>
</thead>
<tbody>
<tr>
<td>ALD212904SAL</td>
<td>ALD212904PAL</td>
<td></td>
</tr>
</tbody>
</table>

*Contact factory for industrial temp. range or user-specified threshold voltage values.
## OPERATING ELECTRICAL CHARACTERISTICS

**V+ = +5V  V- = GND  TA = 25°C unless otherwise specified**

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Unit</th>
<th>Test Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>Gate Threshold Voltage</td>
<td>VGS(th)</td>
<td>0.38</td>
<td>0.40</td>
<td>0.42</td>
<td>V</td>
<td>IDS = 20µA, VDS = 0.1V</td>
</tr>
<tr>
<td>Offset Voltage</td>
<td>VOS</td>
<td>2</td>
<td>10</td>
<td></td>
<td>mV</td>
<td>VGS(th)M1 - VGS(th)M2</td>
</tr>
<tr>
<td>Offset Voltage Tempco</td>
<td>TCVOS</td>
<td>5</td>
<td></td>
<td></td>
<td>µV/°C</td>
<td>VDS1 = VDS</td>
</tr>
<tr>
<td>Gate Threshold Voltage Tempco</td>
<td>TCVGS(th)</td>
<td>-1.7</td>
<td>0.0</td>
<td>+1.6</td>
<td>mV/°C</td>
<td>ID = 20µA, VDS = 0.1V, ID = 760µA, VDS = 0.1V, ID = 1.5mA, VDS = 0.1V</td>
</tr>
<tr>
<td>On Drain Current</td>
<td>IDS(ON)</td>
<td>79</td>
<td></td>
<td>85</td>
<td>mA</td>
<td>VGS = +3.4V, VDS = +3V</td>
</tr>
<tr>
<td>Forward Transconductance</td>
<td>GFS</td>
<td>38</td>
<td></td>
<td></td>
<td>mmho</td>
<td>VGS = +3.4V, VDS = +3.0V</td>
</tr>
<tr>
<td>Transconductance Mismatch</td>
<td>∆GFS</td>
<td>1.8</td>
<td></td>
<td></td>
<td>%</td>
<td></td>
</tr>
<tr>
<td>Output Conductance</td>
<td>GOS</td>
<td>2.3</td>
<td></td>
<td></td>
<td>mmho</td>
<td>VGS = +3.4V, VDS = +3.0V</td>
</tr>
<tr>
<td>Drain Source On Resistance</td>
<td>RDS(ON)</td>
<td>14</td>
<td></td>
<td></td>
<td>Ω</td>
<td>VGS = +5.4V, VDS = +0.1V</td>
</tr>
<tr>
<td>Drain Source On Resistance</td>
<td>RDS(ON)</td>
<td>5</td>
<td>1.18</td>
<td></td>
<td>KΩ</td>
<td>VGS = +0.4V, VDS = +0.1V</td>
</tr>
<tr>
<td>Drain Source On Resistance Tolerance</td>
<td>∆RDS(ON)</td>
<td>1.8</td>
<td></td>
<td></td>
<td>%</td>
<td>VGS = +5.4V, VDS = +0.1V</td>
</tr>
<tr>
<td>Drain Source On Resistance Mismatch</td>
<td>∆RDS(ON)</td>
<td>0.6</td>
<td></td>
<td></td>
<td>%</td>
<td></td>
</tr>
<tr>
<td>Drain Source Breakdown Voltage</td>
<td>BVDSX</td>
<td>10</td>
<td></td>
<td></td>
<td>V</td>
<td>V- = VGS = -0.6V, IDS = 10µA</td>
</tr>
<tr>
<td>Drain Source Leakage Current†</td>
<td>IDS(OFF)</td>
<td>10</td>
<td>400</td>
<td>4</td>
<td>pA</td>
<td>VGS = -0.6V, VDS = +5V, V+ = -6V, TA = 125°C</td>
</tr>
<tr>
<td>Gate Leakage Current†</td>
<td>IGSS</td>
<td>5</td>
<td>200</td>
<td>1</td>
<td>pA</td>
<td>VGS = +5V, VDS = 0V, TA = 125°C</td>
</tr>
<tr>
<td>Input Capacitance</td>
<td>CISS</td>
<td>30</td>
<td></td>
<td></td>
<td>pF</td>
<td></td>
</tr>
<tr>
<td>Transfer Reverse Capacitance</td>
<td>CRSS</td>
<td>2</td>
<td></td>
<td></td>
<td>pF</td>
<td></td>
</tr>
<tr>
<td>Turn-on Delay Time</td>
<td>t_on</td>
<td>10</td>
<td></td>
<td></td>
<td>ns</td>
<td>V+ = 5V, RL = 5KΩ</td>
</tr>
<tr>
<td>Turn-off Delay Time</td>
<td>t_off</td>
<td>10</td>
<td></td>
<td></td>
<td></td>
<td>V+ = 5V, RL = 5KΩ</td>
</tr>
<tr>
<td>Crosstalk</td>
<td></td>
<td>60</td>
<td></td>
<td></td>
<td>dB</td>
<td>f = 100KHz</td>
</tr>
</tbody>
</table>

Notes:  † Consists of junction leakage currents

### ABSOLUTE MAXIMUM RATINGS

- Drain-Source voltage, VDS: 10.0V
- Gate-Source voltage, VGS: 10.0V
- Operating Current: 80mA
- Power dissipation: 500mW
- Operating temperature range: 0°C to +70°C
- Storage temperature range: -65°C to +150°C
- Lead temperature, 10 seconds: +260°C

**CAUTION:** ESD Sensitive Device. Use static control procedures in ESD controlled environment.
ALD2108xx/ALD2109xx/ALD2110xx/ALD2111xx high precision monolithic quad/dual N-Channel MOSFET arrays are enhanced versions of the ALD1108xx/ALD1109xx EPAD® MOSFET family, with increased forward transconductance and output conductance, intended for operation at very low power supply voltages. These devices are also capable of sub-threshold operation with less than 1nA of operating supply currents and at the same time delivering higher output drive current (typ. > 50mA). They feature precision Gate Offset Voltages, \( V_{GS} \), defined as the difference in \( V_{GS(th)} \) between MOSFET pairs M1 and M2 or M3 and M4.

ALD's Electrically Programmable Analog Device (EPAD®) technology provides the industry's only family of matched MOSFET transistors with a range of precision gate-threshold voltage values. All members of this family are designed and actively programmed for exceptional matching of device electrical and temperature characteristics. Gate Threshold Voltage \( V_{GS(th)} \) values range from -3.50V to +3.50V. Depletion Mode to +3.50V Enhancement Mode devices meet standard performance and can be selected with \( V_{GS(th)} \) specified at -3.50V, -1.30V, -0.40V, +0.00V, +0.20V, +0.40V, +0.80V, +1.40V, and +3.30V. ALD can also provide any custom-desired \( V_{GS(th)} \) values below -3.50V and +3.50V on a special order basis. For all these devices ALD EPAD technology enables excellent well-controlled threshold gate voltage, subthreshold voltage, and low leakage characteristics. With well matched design and precision programming, units from different production lots provide the user with exceptional matching and uniformity characteristics. Built on the same monolithic IC chip, the units also have excellent temperature tracking characteristics.

This ALD2108xx/ALD2109xx/ALD2110xx/ALD2111xx EPAD MOSFET Array product family (EPAD MOSFET) is available in three separate categories, each providing a distinctly different set of electrical specifications and characteristics. The first category is the ALD210800A/ALD210900A/ALD211000A/ALD211100 Zero-Threshold™ mode EPAD MOSFETs. The second is the ALD2108xx/ALD2109xx enhancement mode EPAD MOSFETs. The third category includes the ALD2148xx/ALD2169xx depletion mode EPAD MOSFETs. (The suffix "xx" denotes threshold voltage in 0.1V steps, for example, xx=08 denotes 0.80V). For each device, there is a zero-tempo bias current and bias voltage point. When a design utilizes such a feature, then the gate-threshold voltage is temperature stable, greatly simplifying certain designs where stability of certain circuit parameters over a temperature range is desired.

The ALD210800A/ALD210900A are quad Zero Threshold MOSFETs in which the individual gate-threshold voltage of each MOSFET is set at zero where \( V_{GS(th)} = 0 \). For each of the ALD210800A/ALD210900A, \( V_{GS(th)} \) is +0.00V at \( I_{DS(ON)} \) = 20\( \mu \)A for the dual ALD210800A/ALD210900. Zero Threshold MOSFETs operate in the enhancement region when operated above threshold voltage (\( V_{GS} > 0.00V \) and \( I_{DS} > 10uA \)) and subthreshold region when operated at or below threshold voltage (\( V_{GS} \leq 0.00V \) and \( I_{DS} < 10uA \)). These devices, along with other low \( V_{GS(th)} \) members of the product family, enable ultra low supply voltage analog or digital operation and nanopower circuit design, thereby reducing or eliminating the use of very high valued (expensive) resistors in many cases.

The ALD2108xx/ALD2129xx (quad/dual) product family features precision matched enhancement mode EPAD MOSFET devices, which require a positive gate bias voltage \( V_{GS} \) to turn on. Precision \( V_{GS(th)} \) values at +3.30V, +1.40V, +0.80V, +0.40V and +0.20V are offered. No conductive channel exists between the source and drain at zero applied gate voltage (\( V_{GS} = 0.00V \)) for +3.30V, +1.40V and +0.80V versions. The +0.40V and the +0.20V versions have a sub-threshold current at about 1nA and 100nA for the ALD2108xx (2nA and 200nA for the ALD2129xx) respectively at zero applied gate voltage. They are also capable of delivering lower \( R_{DS(ON)} \) and higher output currents greater than 68mA (see specifications).

The ALD2148xx/ALD2169xx (quad/dual) features Depletion Mode EPAD MOSFETs, which are normally-on devices at zero applied gate voltage. The \( V_{GS(th)} \) is set at a negative voltage level (\( V_{GS} < V_{GS(th)} \)) at which the EPAD MOSFET begins to conduct. Without a supply voltage and/or with \( V_{GS} = 0.00V \) = Ground, the EPAD MOSFET device is already turned on and exhibits a defined and controlled on-resistance \( R_{DS(ON)} \). An EPAD MOSFET may be turned off when a negative voltage is applied to \( V_{GS} \) and \( V_{GS(th)} \) set more negative than its \( V_{GS(th)} \). These Depletion Mode EPAD MOSFETs are different from most other depletion mode MOSFETs and JFETs in that they do not exhibit high gate leakage currents and channel/junction leakage currents, while they stay controlled, modulated and turned off at precise voltages. The same MOSFET device equations as those for enhancement mode devices apply.

**KEY APPLICATION ENVIRONMENTS**

EPAD MOSFETs are ideal for circuits requiring low \( V_{GS} \) and low operating currents with tracked differential thermal responses. They feature low input bias currents (less than 200pA max.), low input capacitance and fast switching speed. These and other operating characteristics offer unique solutions in one or more of the following operating environments:

- Low supply voltage: 0.1V to 10V (0±0.05V to ±5V)
- Ultra low supply voltage: < 210mV to ±1.0V
- Nanopower operation: voltage x current = nW or \( \mu \)W
- Precision \( V_{GS(th)} \) characteristics
- Matching and tracking of multiple MOSFETs
- Matching across multiple packages

**ELECTRICAL CHARACTERISTICS**

The turn-on and turn-off electrical characteristics of the EPAD MOSFET products are shown in the \( I_{DS(ON)} \) vs. \( V_{DS(ON)} \) and \( I_{DS(ON)} \) vs. \( V_{GS(th)} \) vs. \( V_{DS(ON)} \) graphs. Each graph shows \( I_{DS(ON)} \) versus \( V_{DS(ON)} \) and \( V_{GS(th)} \) as a function of \( V_{GS} \) in a different operating region under different bias conditions, while \( I_{DS(ON)} \) at a given gate input voltage is controlled and predictable. A series of four graphs titled “Forward Transfer Characteristics”, with the 2nd and 3rd sub-titled “expanded (subthreshold)” and “further expanded (subthreshold)”, and the 4th sub-titled “low voltage”, illustrates the wide dynamic operating range of these devices.

Classic MOSFET equations for an N-channel MOSFET also apply to EPAD MOSFETs.

The drain current in the linear region (\( V_{DS(ON)} < V_{GS} - V_{GS(th)} \)) is given by:

\[
I_{DS(ON)} = u \cdot C_{OX} \cdot W/L \cdot \left(V_{GS} - V_{GS(th)} - V_{DS}/2\right) \cdot V_{DS(ON)}
\]

where:
- \( u \) = Mobility
- \( C_{OX} \) = Capacitance / unit area of Gate electrode
- \( V_{GS} \) = Gate to Source Voltage
- \( V_{GS(th)} \) = Gate Threshold (Turn-on) Voltage
- \( V_{DS(ON)} \) = Drain to Source On Voltage
- \( W \) = Channel width
- \( L \) = Channel length

In this region of operation the \( I_{DS(ON)} \) value is proportional to the \( V_{DS(ON)} \) value and the device can be used as a gate-voltage controlled resistor.

For higher values of \( V_{DS(ON)} \) where \( V_{DS(ON)} \geq V_{GS} - V_{GS(th)} \), the saturation current \( I_{DS(ON)} \) is now given by (approx.):

\[
I_{DS(ON)} = u \cdot C_{OX} \cdot W/L \cdot \left(V_{GS} - V_{GS(th)}\right)^2
\]
SUB-THRESHOLD REGION OF OPERATION

The gate threshold (turn-on) voltage $V_{GS(th)}$ of the EPAD MOSFET is a voltage below which the MOSFET conduction channel rapidly turns off. For analog designs, this gate threshold voltage directly affects the operating signal voltage range and the operating bias current levels.

At a voltage below $V_{GS(th)}$, an EPAD MOSFET exhibits a turn-off characteristic in an operating region called the subthreshold region. This is when the EPAD MOSFET conduction channel rapidly turns off as a function of decreasing applied gate voltage. The conduction channel, induced by the gate voltage on the gate electrode, decreases exponentially and causes the drain current to decrease exponentially as well. However, the conduction channel does not shut off abruptly with decreasing gate voltage, but rather decreases at a fixed rate of about 10mV per decade of drain current decrease. For example, for the ALD210800 device, if the gate threshold voltage is $+0.20V$, the drain current is $10\mu A$ at $V_{GS} = +0.20V$. At $V_{GS} = +0.096V$, the drain current would decrease to $1nA$. Extrapolating from this, the drain current is about $0.1\mu A$ at $V_{GS} = 0.00V$, $1nA$ at $V_{GS} = -0.216V$, and so forth. This subthreshold characteristic extends all the way down to current levels below $1nA$ and is limited by junction leakage currents.

At a drain current of “zero current” as defined and selected by the user, the $V_{GS}$ voltage at that zero current can now be estimated. Note that using the above example, with $V_{GS(th)} = +0.20V$, the drain current still hovers around 100nA when the gate is at ground voltage. With a device that has $V_{GS(th)} = +0.40V$ (part number ALD210804), the drain current is about $2nA$ when the gate is at ground potential. Thus, in this case an input signal referenced to ground can operate with a natural drain current of only $2nA$ internal bias current, dissipating nano-watts of power.

LOW POWER AND NANOPOWER

When supply voltages decrease, the power consumption of a given load resistor decreases as the square of the supply voltage. Thus, one of the benefits in reducing supply voltages and power consumption go hand-in-hand with decreasing useful AC bandwidth and increased noise effects in the circuit, a circuit designer can make the necessary tradeoffs and adjustments in any given circuit design and bias the circuit accordingly for optimal performance.

With EPAD MOSFETs, a circuit that performs any specific function can be designed so that power consumption of that circuit is minimized. These circuits operate in low power mode where the power consumed is measure in mW, μW, and nW (nano-watt) region and still provide a useful and controlled circuit function operation.

ZERO TEMPERATURE COEFFICIENT (ZTC) OPERATION

For an EPAD MOSFET in this product family, operating points exist where the various factors that cause the current to increase as a function of temperature balance out those that cause the current to decrease, thereby canceling each other, and resulting in a net temperature coefficient of near zero. An example of this temperature stable operating point is obtained by $V_{TC} = 0.38V$ above $V_{GS(th)}$, when $R_{DS(on)} = +0.1V$, resulting in a temperature stable current level of about 380μA for the ALD2108xx and 760μA for the ALD2129xx devices.

PERFORMANCE CHARACTERISTICS OF EPAD® PRECISION MATCHED PAIR MOSFET FAMILY (cont.)

PERFORMANCE CHARACTERISTICS

Performance characteristics of the EPAD MOSFET product family are shown in the following graphs. In general, the gate threshold voltage shift for each member of the product family causes other affected electrical characteristics to shift linearly with $V_{GS(th)}$ bias voltage. This linear shift in $V_{GS}$ causes the subthreshold I-V curves to shift linearly as well. Accordingly, the subthreshold operating current can be determined by calculating the gate source voltage drop relative to its gate threshold voltage, $V_{GS(th)}$.

NORMALLY-ON FIXED $R_{DS(on)}$ AT $V_{GS} = GROUND$

Several members of this MOSFET family produce a fixed resistance when their gate is grounded. For ALD210800, the drain current at $V_{GS} = 0.1V$ is $10\mu A$ at $V_{GS} = 0.00V$. Thus, just by grounding the gate of the ALD210800, a resistor with $R_{DS(on)} = 10k\Omega$ is produced. (For ALD212800 the $R_{DS(on)} = 2k\Omega$. When an ALD214804 gate is grounded, the drain current $I_{DS} = 424\mu A$ @ $V_{DS} = 0.1V$, producing $R_{DS(on)} = 236\Omega$. Similarly, ALD214813 and ALD214835 produces 1.71mA and 3.33mA for each MOSFET, respectively, at $V_{GS} = 0.00V$, producing $R_{DS(on)}$ values of 59Ω and 30Ω, respectively. For example, when all 4 MOSFETs in an ALD214835 are connected in parallel, an on-resistance of 30/4 = 7.5Ω is measured between the Drain and Source terminals when $V_{GS} = V = 0.00V$, producing a fixed on-resistance without any gate bias voltages applied to the device.

MATCHING CHARACTERISTICS

One of the key performance benefits of using matched-pair EPAD MOSFETs is to maintain temperature tracking between the different devices in the same package. In general, for EPAD MOSFET matched pair devices, one device of the matched pair has gate leakage currents, junction temperature effects, and drain current temperature coefficient as a function of bias voltage that cancel out similar effects of the other device, resulting in a temperature stable circuit. As mentioned earlier, this temperature stability can be further enhanced by biasing the matched-pairs at Zero Temperature Coefficient (ZTC) point, even though that may require special circuit configurations and power consumption design considerations.

POWER SUPPLY SEQUENCES AND ESD CONTROL

EPAD MOSFETs are robust and reliable, as demonstrated by more than a decade of production history supplied to a large installed base of customers across the world. However, these devices do require a few design and handling precautions in order for them to be used successfully.

EPAD MOSFETs, being a CMOS Integrated Circuit, in addition to having Drain, Gate and Source pins normally found in a MOSFET device, have three other types of pins, namely $V+$, $V-$ and IC pins. $V+$ is connected to the substrate, which must always be connected to the most positive supply in a circuit. $V-$ is the body of the MOSFET, which must be connected to the most negative supply voltage in the circuit. IC pins are internally connected pins, which must also be connected to $V-$. Drain, Gate and Source pins must have voltages between $V-$ and $V+$ at all times.

Proper power-up sequencing requires powering up supply voltages before applying any signals. During the power down cycle, remove all signals before removing $V-$ and $V+$. This way internally back biased diodes are never allowed to become forward biased, possibly causing damage to the device. Of course, standard ESD control procedures should also be observed so that static charge does not degrade the performance of the devices.
TYPICAL PERFORMANCE CHARACTERISTICS

OUTPUT CHARACTERISTICS

DRAIN SOURCE ON VOLTAGE - VDS(ON) (V)

DRAIN SOURCE ON CURRENT - IDS(ON) (mA)

VGS = VGS(th) + 0.5V
VGS = VGS(th) + 1.0V
VGS = VGS(th) + 1.5V
VGS = VGS(th) + 2.0V
VGS = VGS(th) + 2.5V
VGS = VGS(th) + 3.0V

LOW VOLTAGE OUTPUT CHARACTERISTICS

DRAIN SOURCE ON VOLTAGE - VDS(ON) (V)

DRAIN SOURCE ON CURRENT - IDS(ON) (mA)

VGS - VGS(th) = 0.5V
VGS(th) = -3.5V
VGS(th) = +1.4V
VGS(th) = -1.3V
VGS(th) = 0.0V
VGS(th) = +0.2V
VGS(th) = -0.8V
VGS(th) = -0.2V
VGS(th) = +0.8V

FORWARD TRANSFER CHARACTERISTICS

GATE SOURCE VOLTAGE - VGS (V)

DRAIN SOURCE ON CURRENT - IDS(ON) (mA)

TA = +25°C
VDS = +5V
VGS(th) = +0.4V
VGS(th) = -3.5V
VGS(th) = +1.4V

FORWARD TRANSFER CHARACTERISTICS EXPANDED (SUBTHRESHOLD)

GATE SOURCE OVERDRIVE VOLTAGE - VGS - VGS(th) (V)

DRAIN SOURCE ON CURRENT - IDS(ON) (nA)

TA = +25°C
VDS = +0.1V

FORWARD TRANSFER CHARACTERISTICS LOW VOLTAGE

GATE SOURCE OVERDRIVE VOLTAGE - VGS - VGS(th) (V)

DRAIN SOURCE ON CURRENT - IDS(ON) (µA)

TA = +25°C
TYPICAL PERFORMANCE CHARACTERISTICS (cont.)

**LOW LEVEL OUTPUT CONDUCTANCE vs. AMBIENT TEMPERATURE**

\[ G_{OS} = V_{GS(th)} + 0.5V \]
\[ V_{DS} = +3.0V \]

**HIGH LEVEL OUTPUT CONDUCTANCE vs. GATE THRESHOLD VOLTAGE**

\[ V_{GS} = V_{GS(th)} + 3.0V \]
\[ V_{DS} = +3.0V \]

**LOW LEVEL OUTPUT CONDUCTANCE vs. GATE THRESHOLD VOLTAGE**

\[ V_{GS} = V_{GS(th)} + 0.5V \]
\[ V_{DS} = +3.0V \]

**HIGH LEVEL OUTPUT CONDUCTANCE vs. AMBIENT TEMPERATURE**

**TRANSCONDUCTANCE vs. AMBIENT TEMPERATURE**

\[ V_{GS} = V_{GS(th)} + 3.0V \]
\[ V_{DS} = +3.0V \]

**TRANSCONDUCTANCE vs. GATE THRESHOLD VOLTAGE**

**VGS**

**VDS**

**T_A**
TYPICAL PERFORMANCE CHARACTERISTICS (cont.)

DRAIN OFF LEAKAGE CURRENT $I_{DS(OFF)}$ vs. AMBIENT TEMPERATURE

OFFSET VOLTAGE vs. AMBIENT TEMPERATURE

Representative Units:

$$V_{OS} = V_{GS(th)M1} - V_{GS(th)M2}$$
**TYPICAL APPLICATIONS**

**CURRENT SOURCE MIRROR**

- \( V^+ = +5V \)
- \( I_{SOURCE} = I_{SET} = \frac{V^+ - V_t}{R_{SET}} \)
- \( V_t = V_{GS} - V_{GS(th)} = V_{DS} \)
- \( M_1, M_2: \) N-Channel MOSFET
- \( M_3, M_4: \) P-Channel MOSFET
- \( M_1, M_2: \) ALD1101, ALD1116, ALD1109xx, ALD2129xx, 1/2 ALD1103, 1/2 ALD1105, 1/2 ALD1108xx, or 1/2 ALD2108xx
- \( M_3, M_4: \) ALD1102, ALD1117, 1/2 ALD1103, 1/2 ALD1105, 1/2 ALD1108xx, or 1/2 ALD3107xx

**CURRENT SOURCE WITH GATE CONTROL**

- \( V^+ = +5V \)
- \( I_{SOURCE} = I_{SET} \)
- Digital Logic Control of Current Source
- \( M_1: \) 1/2 ALD1101, ALD1116, 1/2 ALD1109xx, 1/2 ALD1117, 1/2 ALD1105, 1/2 ALD1108xx, or 1/2 ALD3107xx
- \( M_3, M_4: \) ALD1102, ALD1117, 1/2 ALD1103, 1/2 ALD1105, 1/2 ALD1108xx, or 1/2 ALD3107xx

**DIFFERENTIAL AMPLIFIER**

- \( V^+ = +5V \)
- \( V_{IN^+}, V_{IN^-} \)
- \( M_1, M_2: \) N-Channel MOSFET
- \( M_3, M_4: \) P-Channel MOSFET
- \( M_1, M_2: \) ALD1101, ALD1116, ALD1109xx, ALD2129xx, 1/2 ALD1103, 1/2 ALD1105, 1/2 ALD1108xx, or 1/2 ALD2108xx
- \( M_3, M_4: \) ALD1102, ALD1117, 1/2 ALD1103, 1/2 ALD1105, 1/2 ALD1108xx, or 1/2 ALD3107xx

**CURRENT SOURCE MULTIPLICATION**

- \( V^+ = +5V \)
- \( I_{SOURCE} = I_{SET} \times N \)
- \( M_{SET, M_1..M_N}: \)
- N x ALD1101, N x ALD1116, N x ALD1109xx, N x ALD2129xx, N x ALD1103, N x ALD1106, N x ALD1108xx, or N x ALD2108xx
- \( M_{SET, M_1..M_N}: \) N x ALD1101, N x ALD1116, N x ALD1109xx, N x ALD2129xx, N x ALD1103, N x ALD1106, N x ALD1108xx, or N x ALD2108xx

All M's in the set are from the same part number.
TYPICAL APPLICATIONS (cont.)

BASIC CURRENT SOURCES

N-CHANNEL CURRENT SOURCE

\[
\text{ISOURCE} = \frac{\text{V+} - \text{Vt}}{\text{RSET}}
\]

\[
\text{Vt} = \text{VGS} - \text{VGS(th)} = \text{VDS}
\]

M1, M2 : N-Channel MOSFET

P-CHANNEL CURRENT SOURCE

\[
\text{ISOURCE} = \frac{\text{V+} - 2\text{Vt}}{\text{RSET}}
\]

\[
\text{Vt} = \text{VGS} - \text{VGS(th)} = \text{VDS}
\]

M3, M4 : P-Channel MOSFET

CASCODE CURRENT SOURCES

M1, M2, M3, M4 : N-Channel MOSFET

where M1 and M2 is a matched pair and M3 and M4 is a second matched pair.

M1, M2, M3, M4 : P-Channel MOSFET

where M1 and M2 is a matched pair and M3 and M4 is a second matched pair.
SOIC-8 PACKAGE DRAWING

8 Pin Plastic SOIC Package

<table>
<thead>
<tr>
<th>Dim</th>
<th>Millimeters</th>
<th>Inches</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>1.35 - 1.75</td>
<td>0.053 - 0.069</td>
</tr>
<tr>
<td>A₁</td>
<td>0.10 - 0.25</td>
<td>0.004 - 0.010</td>
</tr>
<tr>
<td>b</td>
<td>0.35 - 0.45</td>
<td>0.014 - 0.018</td>
</tr>
<tr>
<td>C</td>
<td>0.18 - 0.25</td>
<td>0.007 - 0.010</td>
</tr>
<tr>
<td>D⁻⁻⁻</td>
<td>4.69 - 5.00</td>
<td>0.185 - 0.196</td>
</tr>
<tr>
<td>E</td>
<td>3.50 - 4.05</td>
<td>0.140 - 0.160</td>
</tr>
<tr>
<td>e</td>
<td>1.27 BSC</td>
<td>0.050 BSC</td>
</tr>
<tr>
<td>H</td>
<td>5.70 - 6.30</td>
<td>0.224 - 0.248</td>
</tr>
<tr>
<td>L</td>
<td>0.60 - 0.937</td>
<td>0.024 - 0.037</td>
</tr>
<tr>
<td>Ø</td>
<td>0° - 8°</td>
<td>0° - 8°</td>
</tr>
<tr>
<td>S</td>
<td>0.25 - 0.50</td>
<td>0.010 - 0.020</td>
</tr>
</tbody>
</table>
### 8 Pin Plastic DIP Package

#### Dimensions:

<table>
<thead>
<tr>
<th>Dim</th>
<th>Millimeters</th>
<th>Inches</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>3.81 - 5.08</td>
<td>0.105 - 0.200</td>
</tr>
<tr>
<td>A_1</td>
<td>0.38 - 1.27</td>
<td>0.015 - 0.050</td>
</tr>
<tr>
<td>A_2</td>
<td>1.27 - 2.03</td>
<td>0.050 - 0.080</td>
</tr>
<tr>
<td>b</td>
<td>0.89 - 1.65</td>
<td>0.035 - 0.065</td>
</tr>
<tr>
<td>b_1</td>
<td>0.38 - 0.51</td>
<td>0.015 - 0.020</td>
</tr>
<tr>
<td>c</td>
<td>0.20 - 0.30</td>
<td>0.008 - 0.012</td>
</tr>
<tr>
<td>D-8</td>
<td>9.40 - 11.68</td>
<td>0.370 - 0.460</td>
</tr>
<tr>
<td>E</td>
<td>5.59 - 7.11</td>
<td>0.220 - 0.280</td>
</tr>
<tr>
<td>E_1</td>
<td>7.62 - 8.26</td>
<td>0.300 - 0.325</td>
</tr>
<tr>
<td>e</td>
<td>2.29 - 2.79</td>
<td>0.090 - 0.110</td>
</tr>
<tr>
<td>e_1</td>
<td>7.37 - 7.87</td>
<td>0.290 - 0.310</td>
</tr>
<tr>
<td>L</td>
<td>2.79 - 3.81</td>
<td>0.110 - 0.150</td>
</tr>
<tr>
<td>S-8</td>
<td>1.02 - 2.03</td>
<td>0.040 - 0.080</td>
</tr>
<tr>
<td>ø</td>
<td>0° - 15°</td>
<td>0° - 15°</td>
</tr>
</tbody>
</table>

---

**Note:** The table above provides the dimensions for the 8 pin Plastic DIP Package in both millimeters and inches. The package is designed to accommodate these dimensions for proper fit and functionality in electronic applications.